

# **Logic Circuits Course**

**Ch. 9-2**

**Shift Registers**

**Dr. Abul Kareem Alaloosy**


# Shift Registers

- 1- Basic Shift Register Functions
- 2- Serial in/serial out shift registers
- 3- Serial in/parallel out shift registers
- 4- Parallel in/serial out shift registers
- 5- Parallel in/parallel out shift registers
- 6- Bidirectional shift registers
- 7- Shift Register Counters
- 8- Shift Register Applications
- 9- Logic Symbols with Dependency Notation

## 6. Bidirectional Shift Registers

A bidirectional shift register is one in which the data can be shifted either left or right. A HIGH on the RIGHT/LEFT' control input allows data bits inside the register to be shifted to the right, and a LOW enables data bits inside the register to be shifted to the left. When the RIGHT/LEFT' control input is HIGH, gates G1 through G4 are enabled, and the state of the Q output of each flip-flop is passed through the D input of the following flip-flop. When a clock pulse occurs, the data bits are shifted one place to the right. When the RIGHT/LEFT' control input is LOW, gates G5 through G8 are enabled, and the Q output of each flip-flop is passed through to the D input of the preceding Flip-flop. When a clock pulse occurs, the data bits are then shifted one place to the left.


# Four-bit bidirectional shift register.



## EXAMPLE


Determine the state of the shift register of Figure 10–19 after each clock pulse for the given  $RIGHT/\overline{LEFT}$  control input waveform in Figure 10–20(a). Assume that  $Q_0 = 1$ ,  $Q_1 = 1$ ,  $Q_2 = 0$ , and  $Q_3 = 1$  and that the serial data-input line is LOW.

## Solution



## The 74HC194 4-bit bidirectional universal shift register.

A universal shift register has both serial and parallel input and output capability.




S0	S1	mode
1	1	load
1	0	Shift right
0	1	Shift left
0	0	Inhibit (NC)

Synchronous parallel loading with the positive transition of the clock and a HIGH to the S0 and S1 inputs. Clear is asynchronous input

SR SER : shift right serial input

SL SER : shift left serial input

## Sample timing diagram for a 74HC194 shift register.




## 7. Shift Register Counters


A shift register counter is basically a shift register with the serial output connected back to the serial input to produce special sequence. These devices are often classified as counters because they exhibit a specified sequence of states. Two of the most common types of shift register counters, the Johnson counter and the ring counter.

**The Johnson Counter:-** The complement of the output of the last flip-flop is connected Back to the D input of the first flip-flop. This feedback arrangement produces a characteristic sequence of states. In general, a Johnson counter will produce a modulus of  $2n$ , where  $n$  is the number of stages in the counter.

CLOCK PULSE	$Q_0$	$Q_1$	$Q_2$	$Q_3$
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1




(a) Four-bit Johnson counter



(b) Five-bit Johnson counter


---

Timing sequence for a 4-bit Johnson counter.



---


Timing sequence for a 5-bit Johnson counter.





# A 10-bit ring counter



Q9 is fed back to the D input of the first stage.



## 8. Shift Register Applications


**Time Delay:-** The serial in/serial out shift register can be used to provide a time delay from input to output that is a function of both the number of stages ( $n$ ) in the register and the clock frequency. When a data pulse is applied to the serial input is shown in the following figure (A and B connected together), it enters the first stage on the triggering edge of the clock pulse. It is then shifted from stage to stage on each successive clock pulse until it appears on the serial output  $n$  clock periods later.

This time-delay operation in which an 8-bit serial in/serial out shift register is used with a clock frequency of 1MHz to achieve a time delay ( $t_d$ ) of  $8 \mu s$  ( $8 \times 1 \mu s$ ).




## EXAMPLE

Determine the amount of time delay between the serial input and each output





\* Data shifts from  $Q_0$  toward  $Q_7$ .

**Solution** The clock period is  $2 \mu\text{s}$ . Thus, the time delay can be increased or decreased in  $2 \mu\text{s}$  increments from a minimum of  $2 \mu\text{s}$  to a maximum of  $16 \mu\text{s}$ ,




# A ring counter using the 74HC195 shift register


Timing diagram showing two complete cycles of the ring counter when it is initially preset to 1000.



# Serial to parallel Data Converter




# Timing diagram illustrating the operation of the serial-to-parallel data converter




## Universal Asynchronous Receiver Transmitter (UART)

A UART (Universal Asynchronous Receiver Transmitter) is a serial-to-parallel converter and a parallel to serial converter.

UARTs are commonly used in small systems where one device must communicate with another. Parallel data is converted to **asynchronous** serial form and transmitted. The serial data format is:



## Basic UART block diagram.




## Keyboard Encoding

The keyboard encoder is an example of where a ring counter is used in a small system to encode a key press.

Two 74HC195 shift registers are connected as an 8-bit ring counter preloaded with a single 0. As the 0 circulate in the ring counter, it “scans” the keyboard looking for any row that has a key closure. When one is found, a corresponding column line is connected to that row line. The combination of the unique column and row lines identifies the key. The schematic is shown on the following slide...

# Keyboard Encoding



# 8. Logic Symbols with Dependency Notation

Dependency notation is fundamental to ANSI/IEEE standard. It is used in conjunction with the logic symbols to specify the relationships of inputs and outputs so that the **logical operation of a given device can be determined entirely from its logic symbol.**

Logic symbol for the 74HC164.

