## Experiment No. 7

## Characteristics of Bipolar Junction

## Object

The purpose of this experiment is to determine and graph the input and output characteristics of a bipolar junction transistor (BJT) in the common emitter configuration, and to measure its h-parameters at a given DC bias point.

## Required Parts and Equipment's

1. Electronic Test Board. (M90)
2. Dual DC Power Supply.
3. Digital Multi-meters.
4. NPN Transistors (BC337).
5. Resistors $33 \mathrm{k} \Omega, 120 \Omega$
6. Leads and Wires.

## Theory

A bipolar junction transistor (BJT) is a three-terminal device capable of amplifying a small AC signal. The three terminals are called the base, emitter, the collector. BJTs consist of a very thin base material sandwiched between two of the opposite type materials. Bipolar transistors are available in two forms, either NPN or PNP. The middle letter indicates the type of material used for the base, while the outer letters indicate the emitter and collector terminals. The emitter is heavily doped, the base is lightly doped, and the collector is intermediately doped. Fig. 1 shows BJT transistor construction and symbols.

As shown in Fig.1, two P-N junctions are formed when a transistor is made, the junction between the base and emitter, and the junction between the base and collector. These two junctions form two diodes, the emitter-base diode and the collector-base diode.

There are three configurations in connecting the BJT depending on which of the three terminals is used as the common terminal. These configurations are the common emitter (CE), the common base (CB), and the common collector (CC).


Figure 1: Types of BJT Transistors
Common emitter configuration is most effective because of its high current gain, high voltage gain and power gain. In common emitter configuration, emitter terminal is made common to both input and output circuits as shown in Fig.2. Input junction (Emitter-Base Junction) is forward biased and output junction (CollectorBase Junction) is reverse biased so that the input junction is having low resistance (since it is forward biased) and the output junction is having high resistance (since it is reverse biased).


Figure 2: Common Emitter Transistor Configuration
Bipolar transistors are primarily current amplifiers. In the CE configuration, a small base current is amplified to a larger current in the collector circuit. The
ratio of the DC collector current $I_{C}$ to the DC base current $I_{B}$ is called the DC beta $\left(\beta_{d c}\right)$ of the transistor. Thus:

$$
\beta_{d c}=\frac{I_{C}}{I_{B}}
$$

Typical values of $\beta_{d c}$ range from 20 to 250 or higher. $\beta_{d c}$ is usually designated as $h_{F E}$ in transistor datasheets. Hence:

$$
h_{F E}=\beta_{d c}
$$

Another useful parameter in bipolar transistors is the DC alpha $\left(\alpha_{d c}\right)$. It is defined as the ratio of the DC collector current $I_{C}$ to the DC emitter current $I_{E}$. Thus:

$$
\alpha_{d c}=\frac{I_{C}}{I_{E}}
$$

Typically, values of $\alpha \mathrm{dc}$ range from 0.95 to 0.99 , but $\alpha \mathrm{dc}$ is always less than 1 .

## - Common Emitter Input and Output Characteristics

Two sets of characteristics are necessary to describe fully the behavior of the common emitter configuration: the input (or base) characteristics, and the output (or collector) characteristics. Input characteristics of a transistor are curves showing the variation of input (base) current IB as a function of input (baseemitter) voltage $V_{B E}$, when the output (collector-emitter) voltage VCE is kept constant. Fig. 3 depicts the input characteristics for a typical transistor.


Figure 3: Typical Input Characteristics of a Silicon NPN Transistor in the Common Emitter Configuration

As shown from Fig.3, the input characteristics are similar to that of a forwardbiased diode since the emitter-base junction is forward-biased. Note also the slight shift in the curves when increasing $V_{C E}$.

Output characteristics of a transistor are curves showing the variation of the output current $I_{C}$ as a function of output voltage $V_{C E}$, when the input current $I_{B}$ is kept constant. Fig. 4 depicts the output characteristics for a typical transistor.


Figure 4: Typical Output Characteristics of a Silicon NPN Transistor in the Common Emitter Configuration As shown from Fig.4, for very small values of $V_{C E}$ the collector-base junction is forward biased and the transistor is in the saturation region. In this portion of the curves, $I_{C}$ is increased linearly with $V_{C E}$. As $V_{C E}$ increases, the collector-base junction becomes reverse-biased and the transistor goes into the active region. In this portion of the curves, $I_{C}$ remains essentially constant (for a given value of $I_{B}$ ) as $V_{C E}$ continues to increase. Actually, $I_{C}$ increases very slightly as $V_{C E}$ increases due to widening of the collector-base depletion region. For this portion of the characteristic curves, the value of $I_{C}$ is only determined by the expression:

$$
I_{C}=\beta_{d c} I_{B}
$$

Fig. 5 shows a common emitter circuit that can be used to generate the input and output characteristic curves. The purpose of RB in this circuit is to limit the base current to a safe level.


Figure 5: Test Circuit used to generate the Common Emitter Input and Output Characteristics

## - Transistor h-parameters

In order to analyze transistor amplifier operation, an AC small signal model for the BJT is required. The most widely used equivalent circuit model to describe the transistor behavior at low and mid-band frequencies is the h-parameter model. For the common emitter configuration, when the transistor is considered as a linear two port network, the input small signal AC voltage ( $v_{b e}$ ) and the output small signal AC current $\left(i_{c}\right)$ can be expressed in terms of the input current $\left(i_{b}\right)$ and output voltage $\left(v_{c e}\right)$ by the following equations:

$$
\begin{gathered}
v_{b e}=h_{i e} \cdot i_{b}+h_{r e} \cdot v_{c e} \\
i_{c}=h_{f e} \cdot i_{b}+h_{o e} \cdot v_{c e}
\end{gathered}
$$

The common emitter hybrid parameters in equation 4 are defined as:
$h_{i e}=$ input resistance $=\left.\frac{v_{b e}}{i_{b}}\right|_{v_{c e=0}}$
$h_{r e}=$ reverse transfer voltage ratio $=\left.\frac{v_{b e}}{v_{c e}}\right|_{i_{b=0}}$
$h_{f e}=$ forward transfer current ratio $=\left.\frac{i_{c}}{i_{b}}\right|_{v_{c e=0}}$
$h_{o e}=$ output conductance $=\left.\frac{i_{c}}{v_{c e}}\right|_{i_{b=0}}$
The unit of $h_{i e}$ is the Ohm, and that of $h_{o e}$ is the Siemens, while hfe and hre are unit-less. This versatility in the units is the reason behind the name of the hybrid parameters.

Fig. 6 shows the small-signal AC equivalent circuit of the transistor in the common emitter configuration.


Figure 6: Common Emitter Transistor Hybrid Equivalent Circuit Model
The h-parameters of the transistor can be determined graphically from its input and output characteristics. The parameters $h_{i e}$ and hre are determined from the input (or base) characteristics, while the parameters $h_{f e}$ and $h_{o e}$ are obtained from the output (or collector) characteristics.

Fig. 7 presents the method of finding the input resistance $h_{i e}$ graphically at the specified Q-point of the transistor. It should be noted that h-parameters depend on the specific operating point (Q-Point) of the transistor. As observed from the figure, $h_{i e}$ is determined from the equation:

$$
h_{i e}=\left.\frac{\Delta V_{B E}}{\Delta I_{B}}\right|_{V_{C E=\text { const }}}
$$

The small increments $\Delta I_{B}$ and $\Delta V_{B E}$ should be taken around the Q-point as depicted in Fig.7.

The parameter $h_{r e}$ can also be obtained from the input characteristics as shown in Fig.8. In this case:

$$
h_{r e}=\left.\frac{\Delta V_{B E}}{\Delta V_{C E}}\right|_{I_{B=\text { const. }}}
$$

The base current $I_{B}$ should be taken as the Q-point operating value $I_{B Q}$. The parameter $h_{r e}$ is very low and can be ignored in most practical cases.


Figure 7: Graphical Determination of $h_{i e}$ from the Input Characteristics
The small signal current gain $h_{f e}$ can be determined from the output characteristics of the transistor as shown in Fig.9. As shown from this figure, $h_{f e}$ can be found from:

$$
\left.h_{f e}=\frac{\Delta I_{C}}{\Delta I_{B}} \right\rvert\,
$$

Actually, $h_{f e}$ represents the AC beta of the transistor:

$$
h_{f e}=\beta_{a c}
$$



Figure 9: Graphical Determination of $h_{f e}$ from the Output Characteristics
If $I_{C}$ is plotted against $I_{B}$ for a given $V_{C E}$, then an approximate linear relation can be obtained in the active region of the transistor as shown in Fig.10.


Figure 10: $I_{C}$ versus $I_{B}$ for a Typical Transistor in the Active Region

The output conductance $h_{o e}$ can also be gotten from the output characteristics of the transistor at a specific Q-point as shown in Fig.11. In this case:

$$
h_{o e}=\left.\frac{\Delta I_{C}}{\Delta V_{C E}}\right|_{I_{B=\text { const. }}}
$$



Figure 11: Graphical Determination of hoe from the Output Characteristics

## Procedure

1. Connect the common emitter test circuit shown in Fig.12. Try to identify the leads of the BC337 transistor correctly. It is built in a M90 package as depicted in Fig. 12.
2. Set $\mathrm{V}_{\mathrm{CE}}=0 \mathrm{~V}$, and increase the base current $\mathrm{I}_{\mathrm{B}}$ in several steps from 0 to $100 \mu \mathrm{~A}$ by varying the DC supply voltage $\mathrm{V}_{\mathrm{BB}}$, and record $\mathrm{V}_{\mathrm{BE}}$ in each step as shown in Table-1.
3. Reduce $\mathrm{V}_{\mathrm{BB}}$ to 0 V and set $\mathrm{V}_{\mathrm{CE}}=5 \mathrm{~V}$ by adjusting the DC power supply $\mathrm{V}_{\mathrm{CC}}$. Increase $\mathrm{I}_{\mathrm{B}}$ from 0 to $100 \mu \mathrm{~A}$ (by slowly increasing $\mathrm{V}_{\mathrm{BB}}$ ) in several steps and record $\mathrm{V}_{\mathrm{BE}} . \mathrm{V}_{\mathrm{CE}}$ should be kept constant at 5 V in each step by adjusting $\mathrm{V}_{\mathrm{CC}}$.


Figure 12: Transistor Test Circuit Used to obtain the Input Characteristics


Table-1: Recorded Data for the Transistor Input Characteristics
4. Connect the circuit shown in Fig. 13 to obtain the output characteristics of the transistor.


Figure 13: Transistor Test Circuit Used to obtain the Output Characteristics
5. Start with both power supplies set to 0 V . Slowly increase $\mathrm{V}_{\mathrm{Bb}}$ until $\mathrm{I}_{\mathrm{B}}=20 \mu \mathrm{~A}$. Now slowly increase $\mathrm{V}_{\text {CC }}$ in several steps and record $\mathrm{V}_{\text {CE }}$ and $\mathrm{I}_{\mathrm{C}}$ in each step as shown in Table-2.
6. Repeat step 5 for base current values of $40 \mu \mathrm{~A}$, and $60 \mu \mathrm{~A}$ respectively. Record data as illustrated in Table-2.

| $\mathrm{I}_{\mathrm{B}}(\mu \mathrm{A})=20$ |  | $\mathrm{I}_{\mathrm{B}}(\mu \mathrm{A})=40$ |  | $\mathrm{I}_{\mathrm{B}}(\mu \mathrm{A})=60$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{CE}(\mathrm{V})}$ | $\mathrm{I}_{\mathrm{C}}(\mathrm{mA})$ | $\mathrm{V}_{\mathrm{CE}(\mathrm{V})}$ | $\mathrm{I}_{\mathrm{C}}(\mathrm{mA})$ | $\mathrm{V}_{\mathrm{CE}(\mathrm{V})}$ | $\mathrm{I}_{\mathrm{C}}(\mathrm{mA})$ |
| 0 |  | 0 |  | 0 |  |
| 0.1 |  | 0.1 |  | 0.1 |  |
| 0.2 |  | 0.2 |  | 0.2 |  |
| 0.4 |  | 0.4 |  | 0.4 |  |
| 0.6 |  | 0.6 |  | 0.6 |  |


| 0.8 | 0.8 |  | 0.8 |
| :---: | :---: | :---: | :---: |
| 1 |  | 1 | 1 |
| 3 | 3 |  | 3 |
| 5 | 5 | 5 |  |
| 8 | 8 | 8 |  |
| 10 |  |  | 10 |

Table-2: Recorded Data for the Transistor Output Characteristics

## Discussion

1. From the obtained data in Table-1, plot the input characteristic curves of the transistor.
2. Sketch the three output characteristic curves of the transistor from the results obtained in Table-2.
3. Find the $h$-parameters of the transistor at $I_{B}=40 \mu \mathrm{~A}$ and $V_{C E}=5 \mathrm{~V}$ from the plotted input and output characteristics.
4. Use the plotted characteristic curves to determine the DC current gain $\beta_{d c}$ for the transistor at $V_{C E}=3.0 \mathrm{~V}$ and base current of $20 \mu \mathrm{~A}, 40 \mu \mathrm{~A}$, and $60 \mu \mathrm{~A}$ respectively. Repeat for $V_{C E}=5.0 \mathrm{~V}$. Tabulate your results as illustrated in Table- 3 below.
5. Does the experimental data indicate that $\beta_{d c}$ is constant at all points? Does this have any effect on the linearity of the transistor? What effect would a higher $\beta_{d c}$ have on the characteristic curves you measured?
6 . What is the maximum power dissipated in the transistor for the data taken in the experiment?
6. Show that the DC alpha of the transistor is given by: $1+$

$$
\alpha_{d c}=\frac{\beta_{d c}}{\beta_{d c}+1}
$$

Compute $\alpha_{d c}$ for your transistor at $V_{C E}=5.0 \mathrm{~V}$ and $I_{B}=40 \mu \mathrm{~A}$.
8. What value of $V_{C E}$ would you expect if the base terminal of the transistor is opened? Explain your answer.

## Experiment No. 8

## Transistor DC Biasing Circuits

## Object

The purpose of this experiment is to determine the DC operating point (Qpoint) for the transistor fixed-bias circuit, and the voltage divider bias circuit, and also to compare between their bias stabilities against changes in the transistor beta.

## Required Parts and Equipment's

1. Electronic Test Board. (M90, M100)
2. DC Power Supply.
3. Digital Multi-meters.
4. NPN Transistors (BC337).
5. Resistors.M90 ( $470 \mathrm{k} \Omega, 1.74 \mathrm{~K} \Omega), \mathrm{M} 100(39 \mathrm{~K} \Omega, 3.3 \mathrm{~K} \Omega, 4.7 \mathrm{~K} \Omega, 470 \Omega)$
6. Leads and Wires.

## Theory

The analysis or design of a transistor amplifier requires knowledge of both the DC and the AC response. The analysis or design of any amplifier therefore has two components: the DC portion and the AC portion. In fact, the improved output AC power level is the result of a transfer of energy from the applied DC supplies.

The term biasing refers to the application of DC voltages to establish a fixed level of current and voltage. For transistor amplifier, the resulting DC current and voltage establish an operating point on the characteristics that define the region that will be employed for the amplification of the applied signal. Because the operating point is a fixed point on the characteristics, it is also called the quiescent point (Q-point). The biasing circuit should be designed to set the device operation at a Q-point within the active region. For the BJT to be biased in the active region, the following must be verified:

1. The base-emitter junction must be forward-biased, with a resulting forwardbias voltage of about 0.6 to 0.7 V .
2. The base-collector junction must be reverse-biased, with the reverse-bias voltage being any value within the maximum limits of the device.

## - The Fixed-Bias Circuit

The Fixed-Bias circuit of Fig. 1 is the simplest DC bias configuration. In the base-emitter loop, applying KVL yields:

$$
V_{C C}=I_{B} \cdot R_{B}+V_{B E}
$$

Solving for $I_{B}$, we have:

$$
I_{B Q}=\frac{V_{C C}-V_{B E}}{R_{B}}
$$



Figure 1: The Fixed -Bias Transistor Circuit
The collector current is related to base current by:

$$
I_{C Q}=\beta \cdot I_{B Q}
$$

Therefore,

$$
I_{C Q}=\beta\left(\frac{V_{C C}-V_{B E}}{R_{B}}\right)
$$

In the collector-emitter loop, we have:

$$
V_{C C}=V_{C E Q}+I_{C Q} \cdot R_{C}
$$

Solving for $V_{C E}$ yields:

$$
V_{C E Q}=V_{C C}-I_{C Q} \cdot R_{C}
$$

The transistor operating point is $I_{C Q}, V_{C E Q}$.
To sketch the DC load line, the saturation and cut-off limits should be obtained.

$$
\begin{gathered}
I_{C(s a t)}=\frac{V_{C C}-V_{C E}}{R_{C}} \\
V_{C E(o f f)}=V_{C C}
\end{gathered}
$$

Although the fixed-bias circuit is very simple in construction, it has poor stability, and the Q-point may change or shift considerably if the transistor parameters ( $\beta$ and $V_{B E}$ ) change with temperature. This will result in change in the characteristics of the amplifier circuit.

The value of $V_{B E}$ can be taken as 0.7 V theoretically for silicon transistors. However, the measured practical value may be slightly different from the theoretical value.

## - The Voltage-Divider Bias Circuit

In the fixed bias circuit, the bias current $I_{C Q}$ and voltage $V_{C E Q}$ are functions of the current gain $\beta$ of the transistor. However, because $\beta$ is temperature sensitive, especially for silicon transistors, this may result in change in bias current and voltage. Therefore, it would be desirable to develop a bias circuit that is independent of the transistor beta. The voltage divider circuit shown in Fig. 2 is such a circuit. Voltage-Divider bias circuit is often used because the base current is made small compared to the currents through the two base (voltage-divider) resisters. Consequently, the base voltage and therefore the collector current are stabilized against changes in the transistor beta.


Figure 2: The Voltage-Divider Bias Circuit
The approximate analysis of the voltage divider bias circuit can be established by neglecting the base current $I_{B}$ when compared to the current flowing in resistor $R_{2}$.This is justified by assuming that the input resistance seen from the base is much greater than $R_{2}\left(R_{i=} \beta . R_{E} \gg R_{2}\right)$. Thus, the necessary condition for the approximate analysis of the circuit is:

$$
\beta . R_{E} \geq 10 R_{2}
$$

In this case, the base voltage is given by:

$$
V_{B}=\frac{V_{C C} \cdot R_{2}}{R_{1}+R_{2}}
$$

The DC emitter voltage is given by:

$$
V_{E}=V_{B}-V_{B E}
$$

Quiescent DC collector current can be found from:

$$
I_{C Q} \cong I_{E Q}=\frac{V_{E}}{R_{E}}
$$

Collector voltage is found as:

$$
V_{C}=V_{C C}-I_{C Q} \cdot R_{C}
$$

The quiescent DC collector-to-emitter voltage is calculated from:

$$
V_{C E Q}=V_{C C}-I_{C Q}\left(R_{C}+R_{E}\right)
$$

The collector saturation current in this case is given by:

$$
I_{C(s a t)}=\frac{V_{C C}-V_{C E(s a t)}}{R_{C}+R_{E}}
$$

$V_{C E(s a t)}$ is approximately equal to 0.2 V for silicon transistors. The collectoremitter voltage at cut-off is:

## Procedure

1. Connect the circuit shown in Fig.3. Use the NPN transistor BC337 in (M90).


Figure 3: Practical Fixed Bias Transistor Circuit
2. Measure the DC voltages $V_{C}$ and $V_{B}$ using digital multi-meters. Determine the quiescent base current, collector current, and collector- emitter voltage, where:

$$
\begin{gathered}
I_{B Q}=\frac{V_{C C}-V_{B}}{R_{B}} \\
I_{C Q}=\frac{V_{C C}-V_{C}}{R_{C}} \\
V_{C E Q}=V_{C} \\
V_{B E Q}=V_{B}
\end{gathered}
$$

3. Measure the transistor current gain as follows:

$$
\beta_{d c}=\frac{I_{C Q}}{I_{B Q}}
$$

4. Calculate the expected values of $I_{B Q}, I_{C Q}$, and $V_{C E Q}$. Use the value of $\beta$ determined in step 3 above. Assume that $V_{B E}=0.7$ theoretically. Tabulate you results as shown in Table 1.

|  | Transistor 1 BC337 |  |
| :---: | :---: | :---: |
| Quantity | Measured | Calculated |
| $V_{B}$ |  |  |
| $V_{C}$ |  |  |
| $V_{B E Q}$ |  |  |
| $V_{C E Q}$ |  |  |
| $I_{B Q}$ |  |  |
| $I_{C Q}$ |  |  |
| $V_{C E Q}$ |  |  |
| $\beta_{d C}$ |  |  |

Table 1: Measured and Calculated Transistor Parameters for the Fixed Bias Circuit
5. Connect the voltage-divider bias circuit shown in Fig.4. (use npn transistor in (M100)).


Figure 4: Practical Voltage-Divider Transistor Bias Circuit
6. Measure the DC voltages $V_{B}, V_{E}$, and $V_{C}$ using digital multi-meters. Determine the quiescent point of the transistor as follows:

$$
\begin{gathered}
I_{C Q} \cong I_{E Q}=\frac{V_{E}}{R_{E}} \\
V_{C C}=V_{C E Q}+I_{C Q} \cdot R_{C} \\
V_{C E Q}=V_{C C}-I_{C Q} \cdot R_{C}
\end{gathered}
$$

## Discussion

1. Perform the theoretical calculations to determine the Q-point for both circuits and for each transistor, and compare them with the measured values.
2. Determine the drift in the Q-point for the two biasing circuits and therefore compare their bias stabilities.
3. Sketch the DC load line for the fixed bias circuit for each transistor case and place the Q-point on it.
4. Sketch the DC load line for the voltage divider bias circuit for each transistor case and place the Q-point on it. Is there a difference between the load lines in this case?
5. What is the effect of increasing resistor $R_{2}$ in the voltage-divider bias circuit on $I_{C Q}$ ? How should we select its practical value for better stability considerations?
6. What is the effect of decreasing resistor $R_{B}$ on $I_{C Q}$ for the fixed - bias circuit? What is its minimum value to ensure that the transistor is working in the active region?
7. For the fixed bias circuit of Fig.3, if the minimum $\beta$ of the transistor is specified in the datasheet as 50 , and the maximum value is 250 , then determine the range of the Q-point of the transistor.
8. Sketch the circuit diagram of the collector-feedback bias circuit and compare its stability with that of the voltage-divider bias circuit.

## Experiment No. 3

## Logic Gate Circuits

## Object

The purpose of this experiment is to implement the basic logic gate circuits and verify them.

## Required Parts and Equipment's

1. Electronic Test Board. (M60, M90)
2. 5V DC Power Supply.
3. Digital Voltmeter.
4. Two BC 337 NPN silicon Transistors.
5. Resistors.M90 (10k and $1 \mathrm{~K} \Omega$ )
6. Two 1N4001 Silicon Diodes.

## Theory

A logic gate is a switching circuit with two or more inputs and whose output will be either a high voltage or a low voltage, depending on the voltages on the various inputs. Logic gates are widely used in computers and in all types of digital circuits and systems.

Digital circuits are characterized by the fact that they contain voltages that exist at either of two levels, for example 0 V and 5 V . In other words, at any instant of time each circuit input and output voltage will either be at some LOW voltage $\left(\mathrm{V}_{\mathrm{L}}\right)$ or some HIGH voltage ( $\mathrm{V}_{\mathrm{H}}$ ). In practice, the LOW level is actually a range of voltages, as is the HIGH level. For example, between 0 V and 0.8 V might be the low level, and between 2 V and 5 V might be the HIGH level. The range of voltages between 0.8 V and 2 V is not allowed except during transitions between $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$. This concept is illustrated in Fig.1.

There are several types of logic gates, and many different ways to construct each type using discrete components. The basic logic gates are the OR gate, AND Gate, NOT gate, NOR gate, and NAND gate.


Figure1: Typical Voltage Levels in a Digital System

## - Diode OR Gate

An OR gate is a circuit that has two or more inputs and whose output is equal to the OR sum (Logical Addition) of the inputs. Fig. 2 shows the logic symbol and truth table of a two input OR gate.


Figure 2: The Logic Symbol and Truth Table of the OR Gate
The OR gate operates such that its output is HIGH (Logic 1) if either input A or B or both are at a logic -1 level. The OR gate output will be LOW (logic 0 ) only if all its inputs are at logic- 0 . Fig. 3 presents a discrete circuit for the OR gate using two diodes and a resistor. Each input can be at either 0 V or 5 V , so there are four possible input combinations.


Figure 3: Two-input OR Gate Circuit
Examination of the truth table shows that the output will be at a HIHG level when either $V_{1}$ or $V_{2}$ or both are at a HIHG level. The value of $V_{0}$ is LOW only when both inputs are at a LOW level.

Consider first the case where $\mathrm{V}_{1}=\mathrm{V}_{2}=0 \mathrm{~V}$. In this case neither diode will conduct; thus, no current flows in the circuit, and the output voltage is zero. When $\mathrm{V}_{1}=0 \mathrm{~V}$ and $\mathrm{V}_{2}=5 \mathrm{~V}$ then diode $\mathrm{D}_{2}$ will be forward biased because its anode is made positive relative to its cathode. Thus, current will flow through $\mathrm{D}_{2}$ and R . If the diodes are assumed to be silicon, the forward voltage drop across $\mathrm{D}_{2}$ will be 0.7 V , so $\mathrm{V}_{0}$ must equal $5 \mathrm{~V}-0.7 \mathrm{~V}=4.3 \mathrm{~V}$. Diode D 1 is reverse biased because its cathode is at +4.3 V relative to ground, and its anode is at 0 V . The third case, where $\mathrm{V} 1=$ 5 V and $\mathrm{V}_{2}=0 \mathrm{~V}$, will obviously be the same as the second case except that D 1 will be ON, and $\mathrm{D}_{2}$ will be OFF. In the final case, where both $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ are 5 V , both diodes are ON , so each will have a 0.7 V drop. Again, the output will be 4.3 V .

## - Diode AND Gate

The second logic gate is the AND gate. Its symbol and truth table are presented in Fig.4. The output is equal to the AND product of the logic inputs (Logical Multiplication). The AND gate operates such that its output is HIGH only when all its inputs are HIGH. For all other cases the AND gate output is LOW.


Figure 4: The Logic Symbol and Truth Table of the AND Gate
The electronic circuit for the AND gate is shown in Fig.5. Consider the first case when $V_{1}=V_{2}=0 \mathrm{~V}$. In this case both diodes will be forward-biased and conduct current.


Figure 5: Two-input AND Gate Circuit
The output voltage in this case will equal the voltage drop across the diodes, which is 0.7 V . When $\mathrm{V}_{1}=0 \mathrm{~V}$ and $\mathrm{V}_{2}=5 \mathrm{~V}$, diode $\mathrm{D}_{1}$ will have its cathode at 0 V , and thus will be forward - biased. So, current will flow from the 5 V supply through R and $\mathrm{D}_{1}$. Diode $\mathrm{D}_{2}$ is OFF, since its cathode is at +5 V . The output voltage V 0 will be 0.7 V , which is the voltage drop across $\mathrm{D}_{1}$. In the third case when $\mathrm{V}_{1}=5 \mathrm{~V}$ and $\mathrm{V}_{2}$
$=0 \mathrm{~V}$, diode $\mathrm{D}_{1}$ will be OFF and $\mathrm{D}_{2}$ will be ON and V 0 will equal the voltage drop across $D_{2}$ which is 0.7 V . Finally, when $V_{1}=V_{2}=5 \mathrm{~V}$, both diodes will be OFF and thus no current will flow through resistor R resulting in a zero voltage across R and 5 V across the output $\left(\mathrm{V}_{0}=\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{R}}=5 \mathrm{~V}-0=5 \mathrm{~V}\right)$.

## - The NOT Gate Circuit

The NOT gate has a single input and output. The output equals the inverse of the input or the complement of the input. Fig. 6 shows the symbol for the NOT gate, which is also called an inverter.


Figure 6: The Logic Symbol and Truth Table for the NOT Gate
The most widely used inverter circuit uses a bipolar transistor in the commonemitter configuration as shown in Fig.7. The input signal is applied to the base and the output is taken from the collector.


Figure 7: Transistor Inverter Circuit

The circuit operates so that when $\mathrm{V}_{\mathrm{i}}=0 \mathrm{~V}$, the transistor is OFF. Therefore, $\mathrm{I}_{\mathrm{c}}$ is zero and no current flows through Rc. This means that the voltage drop across Rc is zero and the collector is at +5 V above ground, producing $\mathrm{V}_{0}=5 \mathrm{~V}$.

When $\mathrm{V}_{\mathrm{i}}=5 \mathrm{~V}$, the transistor becomes ON and enters the saturation region when $\mathrm{I}_{\mathrm{B}}$ is large enough. So, the collector voltage will be $\mathrm{V}_{\mathrm{CE} \text { (sat), and this produces }} \mathrm{V}_{0}=$ $\mathrm{V}_{\mathrm{CE}(\text { sat })} \approx 0 \mathrm{~V}$.

## - The NOR Gate Circuit

Figure 8 shows the logic symbol for a two-input NOR gate. The operation of the NOR gate is equivalent to the OR gate followed by an inverter.


Figure 8: The Logic Symbol and Truth Table for the NOR Gate
Figure 9 shows a practical electronic circuit for implementing the NOR gate. It consists of two transistors connected in parallel.


Figure 9: The NOR Gate Circuit

When $\mathrm{V}_{1}=\mathrm{V}_{2}=0 \mathrm{~V}$, both transistors are in the cut-off region (OFF), and hence no current flows in resistor $\mathrm{R}_{\mathrm{c}}$. Therefore, the output voltage $\mathrm{V}_{0}$ equals $\mathrm{V}_{\mathrm{cc}}$ and is +5 V . When $\mathrm{V}_{1}=0$ and $\mathrm{V}_{2}=5 \mathrm{~V}$, transistor $\mathrm{Q}_{1}$ will be OFF and transistor $\mathrm{Q}_{2}$ will now be ON and enters the saturation
region. In this case, the current will flow in $\mathrm{R}_{\mathrm{c}}$ through transistor $\mathrm{Q}_{2}$. The output voltage will equal the saturation voltage of $\mathrm{Q}_{2}$ and is approximately $0 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{CE} 2(\text { sat })}\right.$ $\approx 0 \mathrm{~V}$ ).

When $\mathrm{V}_{1}=5 \mathrm{~V}$ and $\mathrm{V}_{2}=0 \mathrm{~V}$, the situation will be opposite to the previous case and $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{CE} 2(\mathrm{sta})} \approx 0 \mathrm{~V}$.

Finally, when $\mathrm{V}_{1}=\mathrm{V}_{2}=5 \mathrm{~V}$, both transistors will conduct, and the output voltage will equal the saturation voltage of the transistors and hence is approximately 0 V $\left(\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{CE}(\text { sat }} \approx 0 \mathrm{~V}\right)$.

## - The NAND Gate Circuit

Figure 10 shows the logic symbol and the truth table of a two-input NAND gate. The operation of the NAND gate can be understood as being constituted from an AND gate followed by an inverter.


Figure 10: The Logic Symbol and Truth Table for the NAND Gate


## Figure 11: The NAND Gate Circuit

When $\mathrm{V}_{1}=\mathrm{V}_{2}=0 \mathrm{~V}$, both transistors are OFF and no-current flows through RC and therefore $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$. When $\mathrm{V}_{1}=0$, and $\mathrm{V}_{2}=5 \mathrm{~V}$ transistor $\mathrm{Q}_{2}$ will be ON , but $\mathrm{Q}_{1}$ is OFF, and therefore no-current will flow through resistor $\mathrm{R}_{c}$ and $\mathrm{V}_{0}$ is HIGH and equals 5 V . In the third case, when $\mathrm{V}_{1}=5 \mathrm{~V}$, and $\mathrm{V}_{2}=0 \mathrm{~V}$, transistor $\mathrm{Q}_{1}$ becomes ON and $\mathrm{Q}_{2}$ will be OFF and no current flows through $\mathrm{R}_{\mathrm{c}}$, and hence $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$. Finally, when $\mathrm{V}_{1}=\mathrm{V}_{2}=5 \mathrm{~V}$, both transistors will be ON and enter the saturation region. $\mathrm{So}, \mathrm{V}_{0}=2 \mathrm{~V}$ sat $\approx 0 \mathrm{~V}$ and will be LOW.

## Procedure

1. Connect the OR gate circuit shown in Fig. 12 and verify its operation.


Figure 12: Practical OR Gate circuit
2. Connect the AND gate circuit shown in Fig. 13 and verify its truth table.


Figure 13: Practical AND Gate Circuit
3. Connect the inverter circuit shown in Fig. 14 and verify its operation. When Vi $=5 \mathrm{~V}(\mathrm{HIGH})$, try to measure $\mathrm{V}_{\mathrm{BE}}$ and $\mathrm{V}_{\mathrm{CE}}$ of the transistor at saturation.


Figure 14: Practical Inverter Circuit
4. Connect the NOR gate circuit shown in Fig. 15 and verify its truth table.


Figure 15: Practical NOR Gate Circuit
5. Connect the NAND gate circuit shown in Fig. 16 and verify its truth table.


Figure 16: Practical NAND Gate Circuit

## Discussion

1. Determine the current flowing in each diode in the practical OR logic circuit of Fig. 12 when both inputs are HIGH (5V).
2. What is the maximum current rating that each diode should have in the logic circuit shown below? Assume that the voltage drop across the silicon diode is 0.7 V when it conducts.

3. For the inverter circuit of Fig.14, prove that the transistor is working deeply in saturation when $\mathrm{Vi}=5 \mathrm{~V}$. Assume that $\beta=150$ for the BC 107 NPN transistor.
4. In the logic circuit shown below, what is the minimum RL that the inverter can drive without causing the output to drop below 4 V when $\mathrm{Vi}=0 \mathrm{~V}$ ?

5. What is the function of the digital circuit shown below? Describe its operation briefly and find its truth table.

6. Design a NAND Gate digital circuit using an AND gate and an inverter. Describe the operation of the circuit.
7. Design a NOR gate circuit using an OR gate circuit and an inverter. Describe briefly the operation of the circuit.
8. Determine the truth table of the digital circuit shown in the figure below and explain its operation.


## Experiment No. 4

## Small Signal BJT Amplifier

## Object

The purpose of this experiment is to demonstrate the operation of the small signal common emitter amplifier and investigate the factors influencing the voltage gain as well as to determine the input and output impedances.

## Required Parts and Equipment's

1. Electronic Test Board. (M100)
2. Function Generator
3. DC Power Supply.
4. Two-channel Oscilloscope
5. DC Multimeter
6. BC 337 NPN silicon Transistors.
7. Resistors $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega, \mathrm{R}_{2}=4.7 \mathrm{~K} \Omega, \mathrm{R}_{3}=39 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{c}}=\mathrm{R}_{5}=3.3 \mathrm{~K} \Omega, \mathrm{R}_{\text {test }}=\left(\mathrm{P}_{2}\right)$ $\mathrm{P}_{2}=\mathrm{R}_{\mathrm{E} 2}=1 \mathrm{~K} \Omega, \mathrm{RE}_{1}=\mathrm{R}_{4}=470 \Omega, 120 \Omega$
8. Capacitors $2.2 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F} . \mathrm{C}_{1}=100 \mathrm{nf}, \mathrm{C}_{2}=\mathrm{Ce}_{\mathrm{E}}=1 \mu \mathrm{f}, \mathrm{C}_{3}=100 \mathrm{nf}$

## Theory

The common-emitter amplifier is characterized by the application of the input signal to the base lead of the transistor while taking the output from the collector, which always gives $180^{\circ}$ phase shift between the input and output signals. Figure 1 presents a schematic diagram for a typical common-emitter amplifier using the voltage-divider bias configuration.

The DC coupling capacitors $C_{i n}$ and $C_{o u t}$ are used to block the DC current and thus to prevent the source internal resistance and the load resistance $R_{L}$ from changing the DC bias voltages at the base and collector. Capacitor $C_{E}$ is a bypass capacitor for the emitter resistor $R_{E}$. Resistor $R_{E 2}$ is used for bias stability, while $R_{E}$ is used to minimize the change in the emitter internal AC resistance $r e$ due to temperature effects, and thereby to obtain a stable voltage gain.


Figure 1: Schematic Diagram for a Typical Common Emitter Amplifier Circuit
The base DC voltage can be calculated approximately from the following equation assuming that $\beta$. ( $\left.\mathrm{R}_{\mathrm{E} 1}\right) \gg \mathrm{R}_{2}$ :
$V_{B}=\frac{R_{2}+V_{C C}}{R_{1}+R_{2}}$
The emitter DC voltage is therefore:
$V_{E}=V_{B}-V_{B E}$
The emitter DC bias current can be obtained as:
$I_{E Q}=\frac{V_{E}}{R_{E}} \cong I_{C Q}$
Transistor AC emitter resistance is obtained from:
$r_{e}=\frac{V_{R}}{I_{E Q}}$

Where $V_{T}=26 \mathrm{mV}$ at room temperature.
The quiescent DC collector-emitter voltage is calculated from:
$V_{C E Q}=V_{C C}-I_{C Q}\left(R_{C}+R_{E}\right)$

## - Voltage Gain Analysis

Figure 2 presents the AC small-signal equivalent circuit for the common emitter amplifier. From this circuit, the amplifier voltage gain can be found as:
$A_{v}=\frac{v_{\text {out }}}{v_{\text {in }}}=-\frac{R_{C} \| R_{L}}{R_{E}+r_{e}}$
If the load resistor $R_{L}$ is removed then the voltage gain will become:
$A_{v}=-\frac{R_{C}}{R_{E}+r_{e}}$
On the other hand, if the bypass capacitor $C_{E}$ is removed, then the voltage gain will be modified as:
$A_{v}=-\frac{R_{C} \| R_{L}}{R_{E}+r_{e}}$


Figure 2: The Small-Signal AC Equivalent Circuit for the Common Emitter Amplifier

## - AC Load Line and Maximum Symmetrical Swing

The AC load line of the amplifier circuit can be sketched to predict the swing of the output voltage and collector current. Figure 2 shows the AC and DC load lines of the circuit.


Figure 3: DC and AC Load Lines and Collector Current and Voltage Swing
As shown in Fig.2, both load lines intersect at the Q-point of the transistor. The slope of the AC load line is equal to $-1 / R a c$, where $R a c$ is the AC equivalent resistance seen between the collector and emitter terminals. Rac can be obtained from the amplifier's small signal equivalent circuit of Fig.2. The total collector current and voltage can be expressed as the sum of the quiescent values and the AC signal quantities as shown below:
$i_{C}=I_{C Q}+i_{C}$
$v_{c e}=V_{C E Q}+v_{c e}$
It can be shown that $i_{C(\max )}$ and $v C E(\max )$ in Fig. 3 are given by:

$$
\begin{align*}
& i_{C(\max )}=I_{C Q}+\frac{V_{C E Q}}{R_{a c}}  \tag{11}\\
& v_{C E(\max )}=V_{C E Q}+I_{C Q} \cdot R_{a c} \tag{12}
\end{align*}
$$

Where:
$R_{a c}=R_{E}+R_{C} \| R_{L}$
Maximum symmetrical swing in the output signal can be obtained if the Q-point bisects the AC load line. The AC load line concept can be used to predict the maximum amplitude in the output signal before clipping.

## - Input and Output Impedances

The input and output impedances of the amplifier can be found theoretically as the Thevenin equivalent impedances at the input and output terminals respectively. For the equivalent circuit of Fig.2, the input impedance $\left(Z_{i n}\right)$ of the amplifier seen by the source is:
$Z_{\text {in }}=R_{1}\left\|R_{2}\right\| \beta\left(r_{e}+R_{E}\right)$
Similarly, the output impedance ( $Z_{\text {out }}$ ) seen from the output terminals is:
$Z_{\text {out }}=R_{C}$
The amplifier circuit can be represented as a two-port network as illustrated in Fig.4. In this figure, $A_{\text {vo }}$ represents the no-load voltage gain of the amplifier, $Z_{i n}$ is the amplifier's input impedance, and Zout is the amplifier's output impedance. Resistor Rs is the internal resistance of the signal source, while $\mathrm{R}_{\mathrm{L}}$ is the load resistance.

The overall voltage gains of the amplifier taking the effects of Rs and $\mathrm{R}_{\mathrm{L}}$ into account can be expressed as:
$A_{v}=\frac{v_{\text {in }}}{v_{s}} \cdot \frac{v_{\text {out }}}{v_{\text {in }}}$
$A_{v}=\frac{Z_{\text {in }}}{Z_{\text {in }}+R_{S}} \cdot \frac{A_{\text {vo }} \cdot R_{L}}{R_{L}+Z_{\text {out }}}$


## Amplifier

Figure 4: The Amplifier as a Two-Port Network
For the input port, when $\mathrm{Rs}=\mathrm{Z}_{\mathrm{in}}$, we have:
$v_{\text {in }}=\frac{Z_{\text {in }}}{z_{\text {in }}+R_{S}} v_{S}=\frac{1}{2} v_{S}$
Assuming that the amplifier is connected with no-load, we have:
$A_{v}=\frac{v_{\text {in }}}{v_{s}} \cdot \frac{v_{\text {out }}}{v_{\text {in }}}=\frac{1}{2} A_{v o}$
Thus, the input impedance can be estimated practically by inserting a variable source resistor Rs in series with the source and varying it until the voltage gain of the amplifier equals half the no-load gain $\mathrm{A}_{\mathrm{vo}}$. This value of Rs represents the input impedance $\mathrm{Zin}_{\text {in }}$.

For the output port, when $\mathrm{RL}=$ Zout, and assuming that $\mathrm{RS}=0$, then we have:
$A_{v}=\frac{v_{\text {out }}}{v_{\text {in }}}=\frac{A_{v o} \cdot R_{L}}{R_{L}+Z_{\text {out }}}=\frac{1}{2} A_{v o}$
So that the output impedance can be estimated practically by connecting a variable load resistor RL and varying it until the voltage gain becomes equal to half the value of the no-load gain with $\mathrm{Rs}=0$. This value of $\mathrm{R}_{\mathrm{L}}$ represents the output impedance Zout.

## Procedure

1. Connect the circuit shown in Fig. 5 and measure the DC voltages $\mathrm{V}_{\mathrm{b}}, \mathrm{V}_{\mathrm{E}}$, and Vc. Try to measure the DC current gain of the BC337 transistor hfe using a multi-meter. Tabulate your results as illustrated in Table-1.

Table-1: Measured Quantities for the DC Bias Circuit


Figure 5: The DC Bias Circuit of the Common Emitter Amplifier
2. Connect the amplifier circuit shown in Fig.6, and apply a sinusoidal source signal with peak amplitude of 0.1 V and frequency of 10 KHz . Display both the input (source) and output (load) signals on the oscilloscope. Try to measure the voltage gain Av, where $\mathrm{Av}=$ Vout/Vs.


Figure 6: The Practical Common Emitter Amplifier Circuit
3. Remove load resistor $\mathrm{R}_{\mathrm{L}}$ and $\mathrm{r}_{\mathrm{e}}$-measure the voltage gain.
4. Remove the bypass capacitor $\mathrm{Ce}_{\mathrm{E}}$ and measure the voltage gain with the load resistor RL connected at the output. Tabulate your results as shown in Table-2.

Table-2: Voltage Gain for Different Cases

## Case <br> Voltage Gain

Normal ( $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ )
No-Load ( $\mathrm{RL}_{\mathrm{L}}=\infty$ )
No Bypass Capacitor
5. Increase the amplitude of the source input signal gradually until clipping occurs in the output signal. Find the maximum peak amplitude for vout and vs at the edge of clipping for the three cases illustrated in Table-3.

Table-3: Peak Input and Output Voltages before Clipping

| Case | $\mathbf{V}_{\text {s(max) }}$ | V $_{\text {out(max) }}$ |
| :---: | :---: | :---: |
| Normal |  |  |
| No-Load |  |  |
| No Bypass Capacitor |  |  |

6. Connect the circuit shown in Fig.7, where Rtest is a variable resistor box. This circuit is used to measure the input impedance of the amplifier.


Figure 7: Test Circuit to Measure the Input Impedance of the Amplifier
7. Set $\mathrm{R}_{\text {test }}=0 \Omega$ initially, and measure the no-load voltage gain $\mathrm{A}_{\text {vo }}$.
8. Increase $\mathrm{R}_{\text {test }}$ in steps until the voltage gain becomes equal to half the no-load gain. Record this value of $\mathrm{R}_{\text {test }}$ as $\mathrm{Zin}_{\text {in }}$.
9. Connect the circuit shown in Fig. 8 to measure the output impedance of the amplifier. Resistor Rest is inserted at the output terminals instead of RL.


Figure 8: Test Circuit for Measuring the Output Impedance of the Amplifier 10. Vary Rtest in steps until the voltage gain becomes equal to half the no-load gain. Record this value of Rtest as Zout.

## Discussion

1. Calculate the theoretical DC voltages and currents for the transistor bias circuit and compare them with the practically measured values.
2. Calculate the theoretical values of the voltage gain for the three cases and compare them with the measured quantities.
3. Sketch the AC load line for the amplifier circuit and find the theoretical maximum symmetrical swing in collector voltage vce before clipping when $\mathrm{R}_{\mathrm{L}}$ $=10 \mathrm{~K} \Omega$. Determine $\mathrm{V}_{\text {out(max) }}$ before clipping and compare it with the measured value.
4. Determine the theoretical value of the input impedance and compare it with the measured value.
5. Calculate the theoretical value of the output impedance and compare it with the measured value.
6. If resistor $\mathrm{R}_{2}$ is opened (or removed) in the circuit of Fig.5, what is its effect on the transistor circuit? Determine the collector current Ic and voltage $\mathrm{V}_{\mathrm{CE}}$ in this case.
7. Calculate the current gain $\mathrm{A}_{\mathrm{i}}$ of the amplifier circuit of Fig.6.

## Experiment No. 5

## JFET Characteristics

## Object

The purpose of this experiment is to determine and sketch the characteristics of the JFET and to find its parameters.

## Required Parts and Equipment's

1. Electronic Test Board. (M100)
2. Dual Polarity Variable DC Power Supply
3. Digital Multimeters.
4. N-Channel JFET 2N3823/3824
5. Resistors $207 \mathrm{~K} \Omega, 220 \Omega$.

## Theory

The Junction Field Effect Transistor (JFET) is a three-terminal device with one terminal (called the gate) capable of controlling the current between the other two terminals (drain and source). The primary difference between FET and BJT transistors is the fact that the BJT transistor is a current-controlled device, while the JFET transistor is a voltage-controlled device. The FET transistor is a unipolar device depending on either electron conduction (N-channel JFET) or hole conduction (P-channel JFET). In contrast, the BJT transistor is a bipolar device, meaning that the conduction depends on two charge carriers (electrons and holes) in the same time.

Another difference between two devices is the high input impedance of the JFET when compared with the BJT. The input impedance is usually larger than $1 \mathrm{M} \Omega$. However, typical AC voltage gains for BJT amplifiers are greater than those for FET amplifiers. Furthermore, FETs are more temperature stable than BJTs and are usually smaller in size, making them particularly useful in integrated circuit chips.

The basic construction of an N-channel JFET is shown in Fig. 1 together with its symbol.


Figure 1: N-Channel JFET Structure and Symbol
The drain current (ID) of the JFET is controlled by the application of reverse-biased voltage between gate and source terminals (VGS). The relationship between Id and VGs is defined by the well-known Shockley's equation:

$$
\begin{equation*}
I_{D}=I_{D S S}\left(1-\frac{V_{G S}}{V_{P}}\right)^{2} \tag{1}
\end{equation*}
$$

Where $\mathrm{V}_{\mathrm{P}}$ is called the pinch-off voltage and Idss is known as the drain saturation current. When $V_{G S}=V_{P}$ then $I D=0$, and the $F E T$ is in the cut-off region. Equation (1) indicates that the FET is a square-law device.

The relation between Id and $\mathrm{V}_{\mathrm{GS}}$ is also referred as the transfer characteristic of the JFET and is presented in Fig.2. This curve is obtained by varying the negative voltage $\mathrm{V}_{\mathrm{Gs}}$ between $\mathrm{V}_{\mathrm{P}}$ and 0 and measuring Id for a given value of the drain to source voltage (VDs). Equation (1) can approximate this curve to an acceptable level.


Figure 2: The Transfer Characteristics of the JFET
The circuit used to obtain the JFET characteristics is shown in Fig.3. To obtain the transfer characteristic, the drain supply voltage VDD should be maintained at a certain value, and the gate supply voltage is adjusted to several negative values while recording Id in each step.


Figure 3: A Test Circuit for Getting JFET Characteristics

On the other hand, to sketch the drain characteristic, the gate-source voltage $V_{G S}$ must be kept at a certain level while varying $V_{D S}$ in several steps and recording $I_{D}$ in each step. Figure 4 shows the drain (or output) characteristics of the JFET.


As shown from Fig.4, for small values of $V_{D S}\left(V_{D S}<\left|V_{P}\right|\right)$ the drain current increases linearly with $V_{D S}$. This region is called the linear or Ohmic region in which the JFET behaves as a voltage-controlled resistor. For larger values of $V_{D S}\left(V_{D S}>\left|V_{P}\right|\right)$, the drain current $\left(I_{D}\right)$ is approximately constant and enters the saturation region.

The transconductance of the JFET $\left(\mathrm{gm}_{\mathrm{m}}\right)$ is defined as the change in drain current ( $\Delta \mathrm{I} \mathrm{I}$ ) for a given change in gate-to-source voltage ( $\Delta \mathrm{V}_{\mathrm{GS}}$ ) with the drain-to-source voltage (VDs) kept constant. It has the unit of siemens (S).

$$
\begin{equation*}
g_{m}=g_{m o}\left(1-\frac{V_{G S}}{V_{P}}\right) \tag{2}
\end{equation*}
$$

Because the transfer characteristic curve for a JFET is nonlinear, gm varies in value depending on the location on the curve as depicted in Fig.5. A datasheet normally gives the value of $g_{\mathrm{m}}$ measured at $V_{G S}=0$, which is referred as $g_{m o}$.

Theoretically, $\mathrm{g}_{\mathrm{m}}$ can be calculated at any point on the transfer characteristic curve from the following equation:

$$
\begin{equation*}
g_{m}=g_{m o}\left(1-\frac{V_{G S}}{V_{P}}\right) \tag{3}
\end{equation*}
$$

Where $g_{m o}$ is found from:

$$
\begin{equation*}
g_{m o}=\frac{2 I_{D S S}}{\left|V_{P}\right|} \tag{4}
\end{equation*}
$$



Figure 5: Graphical Determination of the JFET Transconductance

## Procedure

1. Connect the circuit shown in Fig.6.


Figure 6: The Test Circuit for Getting JFET Characteristics
2. Adjust $V_{d D}$ so that $V_{D S}=5 \mathrm{~V}$, and vary $V_{G G}$ to change $\mathrm{V}_{\mathrm{GS}}$ from 0 V to -3 V in different steps recording Id for each step. Repeat with V ds $=10 \mathrm{~V}$. Tabulate your results as shown in Table-1.
3. Set $\mathrm{V}_{\mathrm{GG}}$ to 0 V so that $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ and vary $\mathrm{V}_{\mathrm{DD}}$ so that $\mathrm{V}_{\mathrm{DS}}$ changes in several steps recording ID in each step. Repeat with $\mathrm{V}_{\mathrm{GS}}=-1 \mathrm{~V}$. Tabulate your results as illustrated in Table 2.

Table 1: Recorded Data for the JFET Transfer Characteristics

| VDS $=5 \mathrm{~V}$ |  | $\mathrm{VDS}=10 \mathrm{~V}$ |  |
| :---: | :---: | :---: | :---: |
| Vgs(V) | Id (mA) | Vgs(V) | Id (mA) |
| 0 |  | 0 |  |
| -0.25 |  | -0.25 |  |
| -0.5 |  | -0.5 |  |
| -0.75 |  | -0.75 |  |
| -1 |  | -1 |  |
| -1.25 |  | -1.25 |  |
| -1.5 |  | -1.5 |  |
| $\begin{gathered} -1.75 \\ -2 \end{gathered}$ |  | $\begin{gathered} -1.75 \\ -2 \end{gathered}$ |  |
| -2.25 |  | -2.25 |  |
| -2.5 |  |  |  |
| -2.75 |  | -2.75 |  |
| -3 |  | -3 |  |

Table 2: Recorded Data for the JFET Drain Characteristics


## Discussion

1. From the obtained data, sketch the transfer characteristics of the JFET.
2. Determine the values of $V_{P}$ and $I_{D S S}$ from the plot.
3. Calculate theoretically the value of $g_{m}$ at $V_{G S}=-1 V$ and $V_{G S}=-2 V$ when VDs $=10 \mathrm{~V}$ and compare them with the measured quantities.
4. Sketch the drain characteristics of the JFET from the obtained data.
5. From the linear region of the drain characteristic, determine the value of the drain to source resistance $\mathrm{r}_{\mathrm{ds}}$ when $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$.
6. Compare between the JFET and the BJT.

## Experiment No. 7

## The FET Common Source Amplifier

## Object

The purpose of this experiment is to test the performance of the common source amplifier using the self-bias circuit.

## Required Parts and Equipment's

1. Electronic Test Board. (M110)
2. Dual Polarity Variable DC Power Supply
3. Digital Multimeters.
4. Dual-Channel Oscilloscope.
5. Function Generator.
6. N-Channel JFET 2N3823
7. Resistors, $\mathrm{R}_{5}=100 \mathrm{~K} \Omega, \mathrm{R}_{6}=10 \mathrm{~K} \Omega, \mathrm{R}_{8}=1 \mathrm{~K} \Omega, \mathrm{R}_{7}=2.2 \mathrm{~K} \Omega$

## Theory

The common source amplifier configuration is widely used amongst other JFET configurations and can provide both high yoltages gain and large input impedance. In this configuration, the input signal is applied to the gate and the output signal is taken from the drain, while the source terminal being the reference or common. In order to work as an amplifier, the JFET should be properly biased by setting the gate-source voltage which results in the required drain current.

The N-channel JFET requires that the gate-source voltage always be less negative than the pinch-off voltage, but less than zero. Since virtually no gate current flows due to the JFET's high input impedance, the gate voltage is essentially at ground level. Consequently, using only a drain-supply voltage, the required negative quiescent gate-source voltage is developed by the voltage drop across the source resistor of the self-bias circuit shown in Fig.1. This circuit is one of the simplest and practical bias circuits for JFET amplifiers in which a single power supply is used.

In this circuit, the gate voltage is zero.

$$
\begin{equation*}
V_{G}=0 \tag{1}
\end{equation*}
$$

Thus, the gate-source voltage is given by:

$$
\begin{equation*}
V_{G S}=-I_{D} R_{S} . \tag{2}
\end{equation*}
$$

Where the drain current is given by:


Figure 1: The Self-Bias JFET Circuit

$$
\begin{equation*}
I_{D}=I_{D S S}\left(1-\frac{V_{G S}}{V_{P}}\right)^{2} \tag{3}
\end{equation*}
$$

Solving equations (2) and (3) simultaneously will give both $I_{D Q}$ and $V_{G S Q}$. The drain-source voltage is given by:

$$
V_{D S}=V_{D D}-I_{D} \cdot\left(R_{D}+R_{S}\right)
$$

A typical common-source amplifier circuit is shown in Fig.2. In this circuit, capacitors Cc 1 and Cc 2 are DC blocking capacitors, while Cs is a bypass capacitor for the source resistor Rs.


Figure 2: A Typical Common Source Amplifier
The small-signal approximate equivalent circuit for the amplifier of Fig. 2 is presented in Fig.3.


Figure 3: The Simplified Small-Signal Equivalent Circuit of the Amplifier

The transconductance of the JFET at the Q-point is derived as:

$$
\begin{equation*}
g_{m}=\left.\frac{d I_{D}}{d V_{G S}}\right|_{Q-p o \mathrm{int}}=g_{m o}\left(1-\frac{V_{G S}}{V_{P}}\right) \tag{5}
\end{equation*}
$$

Where $g_{m o}$ is given by:

$$
\begin{equation*}
g_{m o}=\frac{2 I_{D S S}}{\left|V_{P}\right|} \tag{6}
\end{equation*}
$$

The voltage gain of the amplifier can be derived from the equivalent circuit of Fig.4:

$$
\begin{equation*}
A_{v}=\frac{V_{\text {out }}}{V_{S}}=-g_{m} \cdot\left(R_{D} \| R_{L}\right) \tag{7}
\end{equation*}
$$

It can be shown that when the source bypass capacitor CS is removed, the voltage gain will become:

$$
\begin{equation*}
A_{v}=\frac{-g_{m} \cdot\left(R_{D} \| R_{L}\right)}{1+g_{m} \cdot R_{S}} \tag{8}
\end{equation*}
$$

The input impedance of the amplifier seen from the gate terminal is:

$$
\begin{equation*}
Z_{i n}=R_{G} . \tag{9}
\end{equation*}
$$

And the output impedance seen from the output terminals is:

$$
\begin{equation*}
Z_{\text {out }}=R_{D} . \tag{10}
\end{equation*}
$$

## Procedure

1. Connect the test circuit shown in Fig. 4 to measure IDSs. Increase the supply voltage until $\mathrm{I}_{D}$ no longer increases. This level of drain current is recorded as IDss.


Figure 4: Test Circuit for Measuring Idss
2. Connect the test circuit shown in Fig. 5 to measure Vp. The gate supply voltage $V_{G G}$ is adjusted from 0 to larger negative values until the drain current Id just reaches 0 . The voltage VGS to just cause the drain current to reach 0 is the measured value of Vp. Tabulate your results as shown in Table-1.


Figure 5: Test Circuit for Measuring VP

## Table-1: Measured JFET Parameters

| Device Parameter | Value |
| :---: | :---: |
| Ibss |  |
| $\mathbf{V P}$ |  |

3. Connect the JFET self-bias circuit shown in Fig. 6 and measure the DC voltages $V_{G}, V_{s}$, and $V_{D}$ with the aid of a digital multi-meter. Determine VGSQ, IdQ, VDSQ, and $g_{m}$ at the Q -point. Tabulate your results as illustrated in Table-2.


Figure 6: The Practical Bias Circuit of the Amplifier
4. Connect the amplifier circuit shown in Fig.7. Sketch the input (Vs) and output $\left(V_{D}\right)$ signals and determine the voltage gain of the circuit in three cases as illustrated in Table-3.

Table-2: Measured Bias Circuit Parameters

| Quantity | Value |
| :---: | :---: |
| $V_{G}$ |  |
| Vs |  |
| Vo |  |
| VGS |  |
| ID |  |
| Vds | $R / C$ |
| $g_{m}$ |  |

Table-3: Measured Voltage Gain Conditions


Figure 7: The Practical Common-Source Amplifier Circuit

## Discussion

1. Using the measured device parameters IDSS and $V_{P}$, calculate the theoretical Q point values of $I_{D Q}$ and $V_{G S Q}$ and compare them with the measured quantities.
2. Indicate graphically the effect of increasing the source resistor Rs on the Qpoint of the JFET.
3. Determine the DC power dissipation in the JFET connected in the amplifier circuit of Fig. 7.
4. What is the effect of increasing the source resistance RS on the voltage gain of the amplifier circuit?
