## Experiment \#4- part\#1

## Small Signal BJT Amplifier

## Object

The purpose of this experiment is to demonstrate the operation of the small signal common emitter amplifier and investigate the factors influencing the voltage gain as well as to determine the input and output impedances.

## Required Parts and Equipment's

1. Electronic Test Board. (M100)
2. Function Generator
3. DC Power Supply.
4. Two-channel Oscilloscope
5. DC Multimeter
6. BC 337 NPN silicon Transistors.
7. Resistors $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega, \mathrm{R}_{2}=4.7 \mathrm{~K} \Omega, \mathrm{R}_{3}=39 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{c}}=\mathrm{R}_{5}=3.3 \mathrm{~K} \Omega$, $\mathrm{R}_{\text {test }}=\left(\mathrm{P}_{2}\right)$ $\mathrm{P}_{2}=\mathrm{R}_{\mathrm{E}} 2=1 \mathrm{~K} \Omega, \mathrm{RE}_{1}=\mathrm{R}_{4}=470 \Omega, 120 \Omega$
8. Capacitors $2.2 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F} . \mathrm{C}_{1}=100 \mathrm{nf}, \mathrm{C}_{2}=\mathrm{C}_{\mathrm{E}}=1 \mu \mathrm{f}, \mathrm{C}_{3}=100 \mathrm{nf}$

## Theory

The common-emitter amplifier is characterized by the application of the input signal to the base lead of the transistor while taking the output from the collector, which always gives $180^{\circ}$ phase shift between the input and output signals. Figure 1 presents a schematic diagram for a typical common-emitter amplifier using the voltage-divider bias configuration.

The DC coupling capacitors $C_{i n}$ and $C_{\text {out }}$ are used to block the DC current and thus to prevent the source internal resistance and the load resistance $R_{L}$ from changing the DC bias voltages at the base and collector. Capacitor $C_{E}$ is a bypass capacitor for the emitter resistor $R_{E}$. Resistor $R_{E 2}$ is used for bias stability, while $R_{E}$ is used to minimize the change in the emitter internal AC resistance re due to temperature effects, and thereby to obtain a stable voltage gain.


Figure 1: Schematic Diagram for a Typical Common Emitter Amplifier Circuit
The base DC voltage can be calculated approximately from the following equation assuming that $\beta$. ( $\left.\mathrm{R}_{\mathrm{E} 1}\right) \gg \mathrm{R}_{2}$ :
$V_{B}=\frac{R_{2}+V_{C C}}{R_{1}+R_{2}}$
The emitter DC voltage is therefore:
$V_{E}=V_{B}-V_{B E}$
The emitter DC bias current can be obtained as:
$I_{E Q}=\frac{V_{E}}{R_{E}} \cong I_{C Q}$
Transistor AC emitter resistance is obtained from:
$r_{e}=\frac{V_{R}}{I_{E Q}}$

Where $V_{T}=26 \mathrm{mV}$ at room temperature.
The quiescent DC collector-emitter voltage is calculated from:
$V_{C E Q}=V_{C C}-I_{C Q}\left(R_{C}+R_{E}\right)$

## - Voltage Gain Analysis

Figure 2 presents the AC small-signal equivalent circuit for the common emitter amplifier. From this circuit, the amplifier voltage gain can be found as:

$$
\begin{equation*}
A_{v}=\frac{v_{\text {out }}}{v_{\text {in }}}=-\frac{R_{C} \| R_{L}}{R_{E}+r_{e}} \tag{6}
\end{equation*}
$$

If the load resistor $R_{L}$ is removed then the voltage gain will become:
$A_{v}=-\frac{R_{C}}{R_{E}+r_{e}}$
On the other hand, if the bypass capacitor $C_{E}$ is removed, then the voltage gain will be modified as:
$A_{v}=-\frac{R_{C} \| R_{L}}{R_{E}+r_{e}}$


Figure 2: The Small-Signal AC Equivalent Circuit for the Common Emitter Amplifier

## - AC Load Line and Maximum Symmetrical Swing

The AC load line of the amplifier circuit can be sketched to predict the swing of the output voltage and collector current. Figure 2 shows the AC and DC load lines of the circuit.


Figure 3: DC and AC Load Lines and Collector Current and Voltage Swing
As shown in Fig.2, both load lines intersect at the Q-point of the transistor. The slope of the AC load line is equal to $-1 / R a c$, where $R a c$ is the $A C$ equivalent resistance seen between the collector and emitter terminals. Rac can be obtained from the amplifier's small signal equivalent circuit of Fig.2. The total collector current and voltage can be expressed as the sum of the quiescent values and the AC signal quantities as shown below:
$i_{C}=I_{C Q}+i_{C}$
$v_{c e}=V_{C E Q}+v_{c e}$
It can be shown that $i_{C(\max )}$ and $v C E(\max )$ in Fig. 3 are given by:

$$
\begin{align*}
& i_{C(\max )}=I_{C Q}+\frac{V_{C E Q}}{R_{a c}}  \tag{11}\\
& v_{C E(\max )}=V_{C E Q}+I_{C Q} \cdot R_{a c} \tag{12}
\end{align*}
$$

Where:
$R_{a c}=R_{E}+R_{C} \| R_{L}$
Maximum symmetrical swing in the output signal can be obtained if the Q-point bisects the AC load line. The AC load line concept can be used to predict the maximum amplitude in the output signal before clipping.

## - Input and Output Impedances

The input and output impedances of the amplifier can be found theoretically as the Thevenin equivalent impedances at the input and output terminals respectively. For the equivalent circuit of Fig.2, the input impedance ( $Z_{i n}$ ) of the amplifier seen by the source is:
$Z_{\text {in }}=R_{1}\left\|R_{2}\right\| \beta\left(r_{e}+R_{E}\right)$
Similarly, the output impedance (Zout) seen from the output terminals is:
$Z_{\text {out }}=R_{C}$
The amplifier circuit can be represented as a two-port network as illustrated in Fig.4. In this figure, $A_{\text {vo }}$ represents the no-load voltage gain of the amplifier, $Z_{\text {in }}$ is the amplifier's input impedance, and Zout is the amplifier's output impedance. Resistor Rs is the internal resistance of the signal source, while $R_{L}$ is the load resistance.

The overall voltage gains of the amplifier taking the effects of Rs and RL into account can be expressed as:
$A_{v}=\frac{v_{\text {in }}}{v_{s}} \cdot \frac{v_{\text {out }}}{v_{\text {in }}}$
$A_{v}=\frac{Z_{\text {in }}}{Z_{\text {in }}+R_{S}} \cdot \frac{A_{\text {vo }} \cdot R_{L}}{R_{L}+Z_{\text {out }}}$


Figure 4: The Amplifier as a Two-Port Network
For the input port, when $\mathrm{Rs}=\mathrm{Z}_{\mathrm{in}}$, we have:
$v_{\text {in }}=\frac{z_{\text {in }}}{z_{\text {in }}+R_{S}} v_{s}=\frac{1}{2} v_{S}$
Assuming that the amplifier is connected with no-load, we have:
$A_{v}=\frac{v_{\text {in }}}{v_{s}} \cdot \frac{v_{\text {out }}}{v_{\text {in }}}=\frac{1}{2} A_{v_{o}}$
Thus, the input impedance can be estimated practically by inserting a variable source resistor Rs in series with the source and varying it until the voltage gain of the amplifier equals half the no-load gain Avo. This value of Rs represents the input impedance $\mathrm{Zin}_{\mathrm{in}}$.

For the output port, when $\mathrm{RL}=$ Zout, and assuming that $\mathrm{RS}=0$, then we have:
$A_{v}=\frac{v_{\text {out }}}{v_{\text {in }}}=\frac{A_{v o} \cdot R_{L}}{R_{L}+Z_{\text {out }}}=\frac{1}{2} A_{v o}$
So that the output impedance can be estimated practically by connecting a variable load resistor $\mathrm{R}_{\mathrm{L}}$ and varying it until the voltage gain becomes equal to half the value of the no-load gain with $\mathrm{Rs}=0$. This value of $\mathrm{R}_{\mathrm{L}}$ represents the output impedance Zout.

