

Lab. Name: Electronic I Experiment no.: 7

Lab. Supervisor: Munther N. Thiyab

Experiment #6- Part-1

The FET Common Source Amplifier

Object

The purpose of this experiment is to test the performance of the common source amplifier using the self-bias circuit.

Required Parts and Equipment's

- 1. Electronic Test Board. (M110)
- 2. Dual Polarity Variable DC Power Supply
- 3. Digital Multimeters.
- 4. Dual-Channel Oscilloscope.
- 5. Function Generator.
- 6. N-Channel JFET 2N3823
- 7. Resistors, $R_5=100K\Omega$, $R_6=10K\Omega$, $R_8=1K\Omega$, $R_7=2.2K\Omega$

Theory

The common source amplifier configuration is widely used amongst other JFET configurations and can provide both high voltages gain and large input impedance. In this configuration, the input signal is applied to the gate and the output signal is taken from the drain, while the source terminal being the reference or common. In order to work as an amplifier, the JFET should be properly biased by setting the gate-source voltage which results in the required drain current.

The N-channel JFET requires that the gate-source voltage always be less negative than the pinch-off voltage, but less than zero. Since virtually no gate current flows due to the JFET's high input impedance, the gate voltage is essentially at ground level. Consequently, using only a drain-supply voltage, the required negative quiescent gate-source voltage is developed by the voltage drop across the source resistor of the self-bias circuit shown in Fig.1. This circuit is one of the simplest and practical bias circuits for JFET amplifiers in which a single power supply is used.



Lab. Name: Electronic I Experiment no.: 7

Lab. Supervisor: Munther N. Thiyab

In this circuit, the gate voltage is zero.

$$V_G = 0 \dots (1)$$

Thus, the gate-source voltage is given by:

$$V_{GS} = -I_D R_S \dots (2)$$

Where the drain current is given by:




Figure 1: The Self-Bias JFET Circuit

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 \tag{3}$$

Solving equations (2) and (3) simultaneously will give both I_{DQ} and V_{GSQ} .

The drain-source voltage is given by:

$$V_{DS} = V_{DD} - I_D \cdot (R_D + R_S)$$
(4)



Lab. Name: Electronic I Experiment no.: 7

Lab. Supervisor: Munther N. Thiyab

A typical common-source amplifier circuit is shown in Fig.2. In this circuit, capacitors Cc1 and Cc2 are DC blocking capacitors, while Cs is a bypass capacitor for the source resistor Rs.




Figure 2: A Typical Common Source Amplifier

The small-signal approximate equivalent circuit for the amplifier of Fig.2 is presented in Fig.3.




Figure 3: The Simplified Small-Signal Equivalent Circuit of the Amplifier

University of Anbar College of Engineering Dept. of Electrical Engineering



Lab. Name: Electronic I Experiment no.: 7

Lab. Supervisor: Munther N. Thiyab

The transconductance of the JFET at the Q-point is derived as:

$$g_m = \frac{dI_D}{dV_{GS}}\bigg|_{Q-po\,\text{int}} = g_{mo}\bigg(1 - \frac{V_{GS}}{V_P}\bigg) \qquad(5)$$

Where gmo is given by:

$$g_{mo} = \frac{2I_{DSS}}{|V_p|} \qquad(6)$$

The voltage gain of the amplifier can be derived from the equivalent circuit of Fig.4:

$$A_{v} = \frac{V_{out}}{V_{S}} = -g_{m}.(R_{D} \parallel R_{L})$$
(7)

It can be shown that when the source bypass capacitor CS is removed, the voltage gain will become:

$$A_{v} = \frac{-g_{m}.(R_{D} \parallel R_{L})}{1 + g_{m}.R_{S}}$$
(8)

The input impedance of the amplifier seen from the gate terminal is:

$$Z_{in} = R_G....(9)$$

And the output impedance seen from the output terminals is:

$$Z_{out} = R_D....(10)$$